Filing Date: May 20, 1996

OPERATION

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE SELECTION CIRCUITRY FOR BURST OR PIPELINED

IN THE CLAIMS

Please amend the claims as follows:

- (Previously Presented) An asynchronously-accessible storage device comprising: 1. mode circuitry configured to select between a burst mode and a pipelined mode; and circuitry operable in either a burst mode or a pipelined mode coupled to the mode selection circuitry and configured to switch between the pipelined mode and the burst mode for operating the asynchronously-accessible storage device in either mode.
- (Previously Presented) The asynchronously-accessible storage device of Claim 1 2. wherein the burst mode and the pipelined mode are extended data out modes of operation.
- (Previously Presented) The asynchronously-accessible storage device of Claim 1 3. wherein the pipelined mode is an extended data out mode.
- (Previously Amended) The asynchronously-accessible storage device of Claim 1 4. wherein the burst mode is an extended data out mode.
- (Previously Presented) The asynchronously-accessible storage device of Claim 1 5. wherein the pipelined/burst mode circuitry includes a buffer, the buffer for storing an address.
- (Previously Presented) The asynchronously-accessible storage device of Claim 5 6. wherein the pipelined/burst mode circuitry includes at least one counter for incrementing the address.
- (Previously Presented) The asynchronously-accessible storage device of Claim 1 7. wherein the pipelined/burst mode circuitry is coupled for reading an external address.

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE SELECTION CIRCUITRY FOR BURST OR PIPELINED OPERATION

- 8. (Previously Presented) The asynchronously-accessible storage device of Claim 7 wherein the pipelined/burst mode circuitry includes a buffer for storing the external address.
- 9. (Previously Presented) The asynchronously-accessible storage device of Claim 7 wherein the pipelined/burst mode circuitry includes multiplexed devices for providing an internally generated address to the storage device.

10-32. (Canceled)

33. (Previously Presented) A method for accessing a storage device, comprising: receiving a first address to the storage device;

selecting between an asynchronously-accessible burst mode and an asynchronously-accessible pipelined mode of operation of the storage device;

selecting between outputting information from the storage device and inputting information to the storage device;

obtaining a second address to the storage device; and

asynchronously accessing a storage element of the storage device in the selected mode of operation using the first address and the second address.

- 34. (Previously Presented) The method of Claim 33, further comprising switching between the burst mode and the pipelined mode.
- 35. (Previously Presented) The method of Claim 33, wherein the second address is an external address.

36-45. (Canceled)

(Previously Presented) A method for accessing several different locations in an 46. asynchronously-accessible memory device, comprising:

selecting a pipelined mode of operation;

providing a new external address for every access associated with asynchronously accessing the asynchronously-accessible memory device while in the pipelined mode of operation;

switching modes to a burst mode of operation;

providing an initial external address associated with asynchronously accessing the asynchronously-accessible memory device in the burst mode of operation; and

generating at least one subsequent internal address patterned after the initial external address while in the burst mode of operation.

47. (Canceled)

- (Previously Presented) The method of Claim 46 wherein the burst mode operates in an 48. environment selected from the group consisting of column-based switching, row-based switching, application based switching, and fixed access-based switching.
- (Previously Presented) The method of Claim 46 wherein the pipelined mode operates in 49. an environment selected from the group consisting of column-based switching, row-based switching, application based switching, and fixed access-based switching.
- 50. (Previously Presented) A system comprising:

a microprocessor;

a memory, coupled to the microprocessor, the memory selectively operable either in a burst mode or a pipelined mode, wherein the memory is an asynchronous dynamic random access memory; and

a system clock coupled to the microprocessor.

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE SELECTION CIRCUITRY FOR BURST OR PIPELINED

59. (Previously Presented) A method for accessing a storage device, comprising: receiving a first address to the storage device; receiving a burst/pipeline signal;

selecting between an asynchronously-accessible burst mode and an asynchronously-accessible pipelined mode of operation of the storage device in response to the burst/pipeline signal;

obtaining a second address to the storage device; and accessing a storage element of the storage device in the selected mode of operation using the first address and the second address.

60. (Previously Presented) A method for accessing a storage device, comprising: receiving a first address to the storage device; receiving a burst/pipeline signal; selecting between outputting information from the storage device and inputting

information to the storage device; selecting between an asynchronously-accessible burst mode and an asynchronously-

accessible pipelined mode of operation of the storage device in response to the burst/pipeline signal;

obtaining a second address to the storage device; and

asynchronously accessing a storage element of the storage device in the selected mode of operation using the first address and the second address.

Filing Date: May 20, 1996

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE SELECTION CIRCUITRY FOR BURST OR PIPELINED

OPERATION

(Currently Amended) A method for accessing several different locations in an 61. asynchronously-accessible memory device, comprising:

selecting a pipeline mode of operation;

providing an initial external address associated with asynchronously accessing the asynchronously-accessible memory device in the pipeline mode of operation;

switching modes to a burst mode of operation;

while in the burst mode of operation, generating at least one subsequent internal address patterned after the initial external address provided while in the pipelined mode of operation; and

providing a new external address for every access associated with asynchronously accessing the asynchronously-accessible memory device while in the[[a]] burst mode of operation[[;]]

switching modes to the burst mode of operation;

providing an initial external address associated with asynchronously accessing the asynchronously accessible memory device in the pipelined mode of operation; and

while in the burst mode of operation, generating at least one subsequent internal address patterned after the initial external address provided while in the pipelined mode of operation.

- 62. (Canceled)
- (Previously Presented) A storage device, comprising: 63.

an array of memory cells;

mode circuitry for receiving a burst/pipeline signal; and

operation circuitry operable in a burst or a pipeline mode of operation depending upon the burst/pipeline signal, the operation circuitry switchable between burst and pipeline modes of operation.

Serial Number: 08/650,719 Filing Date: May 20, 1996 Dkt: 303.623US1

Title: ASYNCHRONOUSLY-ACCESSIBLE MEMORY DEVICE WITH MODE SELECTION CIRCUITRY FOR BURST OR PIPELINED OPERATION

64. (Previously Presented) A memory circuit, comprising:

an array of memory cells;

burst/pipeline selection circuitry for determining a burst or a pipeline mode of operation of the memory circuit; and

mode circuitry capable of operation in either a burst mode or a pipeline mode of operation, and switchable between burst and pipeline modes of operation.